28:34 Signed Numbers in Two’s Complement | Add, Subtract & Compare without Handling Negative Zero Ahmed Ashraf 462 views - 3 months ago
29:37 Half Adder, Full Adder, Subtractor & Comparator Explained | Digital Logic 2025 – CSE121 Ahmed Ashraf Ahmed Ashraf 195 views - 3 months ago
16:13 Logic Design Lab 1 Part 3 2025 – Universal NOR Gate & NOR Circuit | CSE121 Ahmed Ashraf Ahmed Ashraf 70 views - 4 months ago
5:27 Logic Design Lab 1 part2 2025 – Universal NAND Gate & NAND Circuit | CSE121 Ahmed Ashraf Ahmed Ashraf 94 views - 4 months ago
23:39 Logic Design Lab 1 part1 2025 – Universal NAND Gate & NAND Circuit | CSE121 Ahmed Ashraf Ahmed Ashraf 313 views - 4 months ago
15:50 Logic Design Lab 2 – Boolean Functions | CSE121 Ahmed Ashraf Ahmed Ashraf 163 views - 4 months ago
20:52 Logic Design Lab 1 – Pull-Up & Pull-Down | CSE 121 – Video 2 | Ahmed Ashraf Ahmed Ashraf 370 views - 4 months ago